Abstract: A new SiC trench MOSFET (T-MOSFET) integrated with a side-wall Schottky Barrier Diode (SBD) to form a compact power device is proposed. The proposed structure applies two trenches to form the n-channel and SBD in a single cell, respectively. A P + is implanted after etching the trenches to form a shield for both the gate oxide and the Schottky barrier. The breakdown voltage of the proposed one is about 363% larger than that of the conventional trench MOSFET (CT-MOSFET) with integrated SBD. The integrated SBD of the proposed T-MOSFET exhibits an ultra-low leakage current (1 µA/cm 2 ) and low forward voltage drop (V on_diode ≈ 0.9 V), as well as low reverse recovery charge (Q rr = 0.73 µC/cm 2 ).
Introduction
SiC MOSFET has drawn much attentions in high-voltage and large current field for its higher critical breakdown field and higher thermal conductivity than those of silicon [1] . SiC MOSFET has been widely accepted due to its great improvement in performances and continuous improvement on fabrication processes [2, 3, 4, 5, 6, 7, 8] . In the application of the SiC MOSFET, due to large build-in voltage (about 2.7 V) of the body diode and degradation of the device performance caused by the bipolar effect [9] , an external SBD is usually anti-parallel with the SiC MOSFET to conduct the reverse current which largely increases the cost of packaging, bonding, and degrades the performances of the device [9, 10]. To solve this problem, many approaches have been proposed [10, 11, 12, 13, 14, 15, 16]. However, it is still challenging to integrate SBD without compromising the MOSFET performance for the prior arts. For example, the planar schottky contact increases the width of the MOSFET cell pitch, which will reduce the channel density. Thus, the specific onresistance (R on,sp ) increases because the channel mobility is usually quite low for SiC MOSFET [17] . A conventional trench MOSFET (CT-MOSFET) with SBD is proposed in [18] . However, the SBD is formed at the bottom of the trench as shown in Fig. 1 (a). It will suffer from serious barrier lowering effect which will result in pre-breakdown of the device. In this paper, a double trench MOSFET (T-MOSFET) with integrated SBD having P + shield is proposed. A Schottky barrier region in the side-wall of the trench is proposed for the first time to realize both high breakdown voltage (BV) and low leakage current. TCAD tools has been widely used to study the SiC devices [10, 19, 20, 21, 22] . In this paper, TCAD tool Sentaurus, whose results show a very good agreement with the experiment's data for SiC devices [23] , is used to investigate the proposed device. The drift region parameters are extracted from experimental data [3] . Ti can be deposited to form the Ohmic contact and the Schottky contact in the same step with a Schottky Barrier Height of about 1 eV [24, 25] and the channel mobility is set to 20 cm 2 /(Vs) [19] with 0.8 µm length.
2 Device structure and mechanism Fig. 1(c) shows the proposed T-MOSFET with SBD. The P + implantation shows great shielding effect for both the gate oxide and the Schottky barrier, which will be discussed in Fig. 5 . The epitaxy layer N-spread region, which has a concentration of N sp , is to minimize the JFET effect and reduces both the R on,sp and the forward voltage drop of the SBD.
3 Results and discussion 3.1 Static characteristics Fig. 2 shows that the body diode of the C-MOSFET has an on-state voltage drop (V on diode ) about 2.9 V @J DS ¼ À100 A/cm 2 . While the proposed T-MOSFET with SBD having different N sp exhibits a very low V on as that of the CT-MOSFET with SBD, which is about 0.9 V. However, the CT-MOSFET exhibits an extremely low BV with large leakage current density as shown in Fig. 3 . Suffering from serious barrier lowing effect, the BV of the CT-MOSFET is only 350 V with a current density of 0.1 mA/cm 2 . While the BV of the proposed T-MOSFET with SBD is over 1200 V with N sp < 9 Â 10 16 cm −3 due to the effective shielding effect of the P + layer. field will dramatically reduce the Schottky barrier height which results in a large leakage current as shown in Fig. 3 . While for the proposed T-MOSFET, when the drain voltage is 1271 V, the electric field at the Schottky interface only reaches 9:7 Â 10 5 V/cm due to the shielding effect of the P + region under the trench.
Moreover, the floating P + shield under the trench gate also shows a great shielding effect for the gate oxide as compared in Fig. 5(c)-(f ) . This is because, the N-spread region is fully depleted at a low drain voltage or even at zero bias (when N sp ¼ 1 Â 10 16 cm −3 ). Then, the floating P + is connected to the P-base through the depleted N-spread region. Further, with the increasing voltage of the N-spread region, the pMOS, which is formed by the floating P + /N-spread/P-base and the gate oxide, will turn on and the voltage potential of the floating P + will be connected to the P-base (0 V) through the p-channel. Thus, the floating P + shows V/cm is generated within the gate oxide as shown in Fig. 5(f ) , which means the gate oxide has already failed [26] before the breakdown happens in the silicon carbide. While, the maximum electric field within the gate oxide of the proposed MOSFET with floating P + is only about 1:6 Â 10 6 V/cm as shown in Fig. 5(d) . Besides, due to the shielding effect of the floating P + , the voltage potential of the N-spread region is lower than the one without floating P + , as compared in Fig. 5(c) and Fig. 5(e) . Hence, for the proposed T-MOSFET with floating P + under the gate, the electric field at the Schottky interface is lower, as compared in Fig. 5(d) and Fig. 5(f ) , resulting in a higher BV as shown in Fig. 5(c) and Fig. 5(e) . For the proposed device, with the increasing of N sp , the barrier lowering effect becomes more obvious leading to increasing leakage current as shown in Fig. 3 . This is because, with the increasing of N sp , N-spread region becomes harder to be depleted. Thus, at the same drain voltage, more voltage will be sustained at the Schottky interface and the electric field at the Schottky interface become higher as shown in Fig. 6 . Higher electric field indicates worse barrier lowering effect. Therefore, the leakage current increases with the increasing of N sp . Fortunately, the leakage current is still extremely low (about 1 µA/cm 2 ) as shown in Fig. 3 . Fig. 7 shows the effect of N sp on the BV and R on,sp of the proposed T-MOSFET. It shows that when the N sp is beyond 3 Â 10 16 cm −3 for the proposed T-MOSFET, the reduction in R on,sp becomes slowly while the reduction in BV continues. Thus, considering the trade-off between R on,sp and BV (>1200 V), the optimized N sp should be from 3 Â 10 16 to 7 Â 10 16 cm −3 . Besides, thanks to the smaller cell pitch realized by the side-wall SBD structure, the R on,sp of the proposed T-MOSFET is about 27.5% reduced compared with that of the ITS-TMOS [19] with the same channel mobility of 20 cm 2 /(Vs). The results show that with the increasing of the N sp , the reverse peak current increases for the proposed T-MOSFET. This is because, more electrons in the N-spread region need to be swept out during reverse recovery. Interestingly, the reverse peak current of the CT-MOSFET with SBD is slightly higher than that of the proposed one with N sp ¼ 1 Â 10 16 cm −3 . The reason is that when N sp ¼ 1 Â 10 16 cm −3 , the Nspread region is mostly depleted by the P + shield region at zero bias. Thus, less electrons need to be swept out during the reverse recovery. Meanwhile, the CT-MOSFET with body diode has a large reverse peak current due to excessive minority carriers. Fig. 9 shows the relationship between BV, Q rr and V on diode for the conventional and the proposed T-MOSFET. As it shows, with the increasing of N sp , Q rr increases linearly. But the decreasing of V on diode becomes negligible when N sp is above 3 Â 10 16 cm −3 . Therefore, considering the BV, R on,sp in Fig. 7 and the V on diode , Q rr in Fig. 9 , the optimized N sp is around 3 Â 10 16 cm −3
Reverse recovery characteristics of different diodes
. Although, the CT-MOSFET with SBD almost has the same Q rr and V on diode as those of the proposed T-MOSFET, the BV of it is only 350 V. As for the CT-MOSFET with body diode, it has a much larger V on diode (2.9 V) and Q rr (5.4 µC/cm 2 ) than those of the proposed T-MOSFET.
Conclusions
In this paper, a T-MOSFET integrated with Schottky barrier diode in the sidewall of the trench is proposed and investigated by TCAD tool. The proposed device has an implanted P + region to shield both the gate oxide breakdown and the Schottky barrier lowering effect. This helps to obtain a BV of 1271 V with a low leakage current of only 1 µA/cm 2 . The BV of the proposed T-MOSFET is about 363% larger than that of the CT-MOSFET integrated with SBD with the same drift region. An optimized concentration of 3 Â 10 16 cm −3 for the N-spread region to suppress the JFET effect is obtained through simulation. The SBD of the proposed T-MOSFET exhibits an ultra-low on-state voltage drop (0.9 V) and low reverse recovery charge (0.73 µC/cm 2 ), which are about 31% and 13.5% of those of the CT-MOSFET with body diode, respectively. 
